XMC 6260

Description

TCP offload engine (TOE processor)
Dual XAUI ports
PCIe 2.0 x8 host interface

Acromag’s XMC-6260 provides a 10-gigabit Ethernet (10GbE) interface solution for data-intensive real-time embedded computing systems. Ultra-high performance is achieved using a hardware-based TCP/IP offload engine (TOE processor).
Implementing the TOE fully in hardware, relieves the CPU from TCP/IP overhead and frees it to perform other tasks. The TCP offload removes network bottlenecks to ensure determinism and reliability with low latency, even under high loads.
Typical applications include high-speed data storage, image collection/transfer, distributed critical control networks, and board-to-board interfaces.

Main Features:

 

Dual 10 GbE interface via XAUI 10GBASE-KX4

XMC PCI Express Gen2 x8

Supports up to 1M connections

Full offload support for: • TCP

UDP

iSCSI,

FCoE (Fiber Channel over Ethernet)

Low processor overhead

Very low Ethernet latency

High-level determinism

Zero-copy direct data placement

Traffic filtering and management

 

 

pdf-icon

XMC-6260 340px

XMC-SLX

Description

Acromag’s cost-effective XMC-SLX modules feature a user-configurable Xilinx® Spartan®-6 FPGA enhanced with high-speed memory and a high-throughput PCIe interface. Field I/O interfaces to the FPGA via the rear J4/P4 connector and/or with optional front mezzanine AXM plug-in I/O modules. The result is a powerful and flexible I/O processor module that is capable of executing custom instruction sets and algorithms.
The logic-optimized FPGA is well-suited for a broad range of applications. Typical uses include hardware simulation, communications, in-circuit diagnostics, military servers, signal intelligence, and image processing.

Main Features:

Reconfigurable Spartan-6 FPGA with 147,433 logic cells
PCIe bus 4-lane Gen 1 interface
256k x 64-bit dual-port SRAM provides direct link from PCIe bus and to FPGA (optional 1M x 64-bit)
Supports both front and rear I/O connections
64 I/O or 32 LVDS lines direct to FPGA via rear (J4) connector
Plug-in I/O extension modules are available for front mezzanine
FPGA code loads from PCIe bus or from flash memory
Other memory options available (contact factory)
Supports dual DMA channel data transfer to CPU/bus
Support for Xilinx ChipScope™ Pro interface
Designed for conduction-cooled host card or -40 to 85°C operation in air-cooled systems
VPX versions available

 

pdf-icon

XMC-SLX150 340px1

XMC-VLX

Description

XMC-VLX85: 82,944 logic cells (XC5VLX85T)
XMC-VLX110: 110,592 logic cells (XC5VLX110T)
XMC-VLX155: 155,648 logic cells (XC5VLX155T)


Acromag’s XMC-VLX boards feature a reconfigurable Xilinx® Virtex™-5 FPGA enhanced with multiple high-speed memory buffers and a high-throughput PCIe interface. Field I/O interfaces to the FPGA via the rear J4/P4 connector and/or with optional front mezzanine AXM plug-in I/O modules. The result is a powerful and flexible I/O processor module that is capable of executing your custom instruction sets and algorithms.
Three models provide a choice of logic-optimized FPGAs to match your performance requirements. Although there is no limit to the uses for these boards, several applications are ideal. Typical uses include hardware simulation, communications, military servers, in-circuit diagnostics, signal intelligence, and image processing.

Main Features:

Reconfigurable Xilinx Virtex-5 FPGA
PCIe bus 4-lane Gen 1 interface
Supports both front and rear I/O connections
64 I/O or 32 LVDS lines direct to FPGA via rear (J4)
Plug-in I/O modules are available for front mezzanine
FPGA code loads from PCI bus or flash memory
Two banks of 1Mb x 32-bit dual-ported SRAM
Two banks of 32Mb x 16-bit DDR2 SDRAM
Other memory options available (contact factory)
Supports dual DMA channel data transfer to CPU/bus
Support for Xilinx ChipScope™ Pro interface
Conduction-cooled, 0 to 70°C or -40 to 85°C (E versions)

 

pdf-icon

XMC-VLX85 340px 01

XMC-6280

Description

TCP offload engine (TOE processor)
Quad SFP+ fibre/copper ports
PCIe 2.0 x8 host interface

Acromag’s XMC-6280 provides a 10-gigabit Ethernet (10GbE) interface solution for data-intensive real-time embedded computing systems. Ultra-high performance is achieved using a hardware-based TCP/IP offload engine (TOE processor).
Implementing the TOE fully in hardware, relieves the CPU from TCP/IP overhead and frees it to perform other tasks. The TCP offload removes network bottlenecks to ensure determinism and reliability with low latency, even under high loads.
Typical applications include high-speed data storage, image collection/transfer, distributed critical control networks, and board-to-board interfaces.

Main Features:

Quad 10 GbE interface via SFP+ ports

XMC PCI Express Gen2 x8

Supports up to 1M connections

Full offload support for: • TCP

UDP

iSCSI,

FCoE (Fiber Channel over Ethernet)

Low processor overhead

Very low Ethernet latency

High-level determinism

Zero-copy direct data placement

Traffic filtering and management

 

pdf-icon

XMC6280

XMC-6VLX

Description

XMC-6VLX240: 240k logic cells (XC6VLX240T)
XMC-6VLX365: 365k logic cells (XC6VLX365T)
Acromag’s XMC-6VLX modules feature a high-performance user-configurable Xilinx® Virtex®-6 FPGA enhanced with high-speed memory and a high-throughput serial interface. The result is a powerful and flexible I/O processor module that is capable of executing custom instruction sets and algorithms.
The logic-optimized FPGA is well-suited for a broad range of applications. Typical uses include hardware simulation, communications, in-circuit diagnostics, military servers, signal intelligence, and image processing.

Main Features:

Reconfigurable Xilinx Virtex-6 FPGA with 240k or 365k logic cells
2M x 72-bit QDRII SRAM, 128M x 64-bit DDR3 SDRAM
16M x 16-bit parallel flash memory for MicroBlaze program code storage
128Mb platform flash memory to store power-up configuration bit file for Virtex-6 FPGA
Dual 8-lane high-speed serial interfaces on rear P15 and P16 connectors for PCIe Gen 1/2, Serial RapidI/O, 10Gb Ethernet, Xilinx Aurora
Dual SFP ports for Fibre Channel or GbE
60 SelectI/O or 30 LVDS pairs plus 2 global clock pairs direct to FPGA via rear P4 port
34 SelectI/O or 17 LVDS pairs plus 2 global clock pairs direct to FPGA via rear P16 port
22 SelectI/O, 2 global clock pairs, JTAG, USB, and ground signals via front 36-pin connector
DMA support provides data transfer between system memory and the on-board memory
Support for Xilinx ChipScope™ Pro interface
Designed for conduction-cooled host card or up to 0 to 70°C operation

 

pdf-icon

XMC-6VLX240F 340px1

APMC4110

Description

Holds one PMC module
Delivers power to PMC module
Enables a trouble-free start-up sequence
Stand-alone design needs no chassis or backplane

This PMC module carrier card allows use of a PMC module in an independent stand-alone mode. The carrier card delivers power to the PMC module and regulates the PCI bus start-up sequence to prevent a system lock-up by the connection to the local bus.
As a non-intelligent carrier, the board acts simply as an adapter to route signals to and from the PMC module. The user has full access to the field I/O via two 50-pin ribbon cable connectors.

Main Features:

Single-slot PMC carrier card
Stand-alone design does not require expensive card cage or other computer chassis
Ideal for custom computing solutions based on configurable FPGA modules
On-board DC-DC converter provides +3.3V DC to the PMC module from a +5V power source
Users can optionally provide a ±12V DC source
Manual reset button initiates a PCI reset at user’s discretion
Voltage monitor designed to prevent code execution errors during power-up, power-down, or potential brown-out conditions when +5V DC supply dips too low
A standard 14-pin Xilinx JTAG connection is available for utilizing the TDI, TDO, TCK, and TMS signals
Front or rear connection I/O access

 

pdf-icon

APMC4110 340px1
 

line

Subscribe and recive our newslatter

line

map

iso

Contact Details

EPS-Tech Ltd.

Industrial park, Tzur-Igal
2 Bazelet St,

Israel, 44862

Tel: +972-9-749-8585
Fax: +972-9-749-8686
Email: This email address is being protected from spambots. You need JavaScript enabled to view it.